PDA

View Full Version : Ater Interface optimization in B10



echomoon
2011-11-16, 08:23 PM
Alcatel-Lucent presentationm at 2010 (presentationm@2010)
Total Pages:38

Ater optimization goals:
1-To globally increase the ratio “actual Gb throughput / Ater resources needed” on
the GPUs
– The optimization of the total amount of Ater resources needed on the GPU
to support its PS traffic will allow to reduce the number of Ater links of the
GPUs
2-To decrease the number of TBF establishment failures due to lack of Ater
resources (for a fixed amount of Ater resources available)
– A non-optimal usage of Ater resources can lead to failure/blocking
situations for the incoming traffic on the GPU due to the Ater congestion.


Agenda
1. Algorithmic changes for Ater optimization
2. New telecom parameters
3. Feature Assessment


Kindly add rep+Thanx as u find this Doc useful:handshake:handshake:handshake

pioneerelex
2011-12-03, 09:38 PM
Many Thanks for sharing....

Do you have any documents about Ater, Gb and GPU boards dimensioning??

I will geatly appreciate if anyone share it.

Thanks for sharing again :handshake

echomoon
2011-12-04, 05:29 AM
Many Thanks for sharing....

Do you have any documents about Ater, Gb and GPU boards dimensioning??

I will geatly appreciate if anyone share it.

Thanks for sharing again :handshake

sorry i dont,u may use search button for ur aim

br